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Abstract
Nowadays the main driving parameters for the radio transmitter research are:
energy eciency, frequency re-congurability and integration. Pulsed trans-
mitter architectures have attracted large interest in the recent years due to
their potential to meet these demands. In pulsed transmitters, a highly ef-
cient switch mode power amplier (SMPA) is used in conjunction with a
pulse modulator to achieve high eciency linear amplication. Digital imple-
mentation of the modulator enables wide bandwidth for the signal generation
path and improves the level integration. The bandwidth in a pulsed transmit-
ter is however typically limited by the load matching network of the SMPA.
This thesis presents two main contributions in the eld of pulsed transmitter
architectures.
In the rst part focus is given to bandwidth improvement of class-E switch
mode PAs. A continuum of novel closed-form class-E modes is derived extend-
ing the traditional class-E design space. The extended design space provides
important possibilities for wide band design of the class-E load networks and
for further eciency optimization of class-E PAs. A wide band design method-
ology is thus developed based on the analytical design equations.
In the second part, focus is given to eciency improvement of RF pulse
width modulation (RF-PWM) based transmitters. A new SMPA topology
particularly suitable for energy ecient amplication of RF-PWM signals is
derived. It is analytically shown that high eciency can be maintained over a
wide power dynamic range if the imaginary part of the class-E load impedance
is varied along with the pulse width. Using in-house (Chalmers University)
SiC varactor diodes to implement the tunable load impedance, a 2 GHz 10 W
peak output power CMOS-GaN HEMT RF-PWM transmitter demonstrator is
realized. The static measurements show that a drain eciency > 70% can be
obtained over a 6.5 dB dynamic range. A digital pre-distortion based lineariza-
tion scheme is proposed to enhance the linearity of the transmitter. An adja-
cent power ratio of -45 dBc and average drain eciency of 67% is achieved using
a realistic W-CDMA communication signal. These results clearly demonstrate
the feasibility of the proposed pulsed transmitter topology for high eciency
linear amplication.
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Chapter 1
Introduction
1.1 Motivation
In the last decades, data rates of wireless communications systems have in-
creased tremendously due to the large increase in the number of mobile sub-
scribers and expanding use of mobile internet. Increasing date rates has im-
portant impacts on the design and realization of radio frequency (RF) trans-
mitters.
Current wireless standards such as Wideband Code Division Multiple Ac-
cess (W-CDMA), Worldwide Interoperability for Microwave Access (WiMAX),
Long Term Evolution (LTE), use high order modulation techniques to increase
the spectral eciency and thus the capacity. This results in high peak-to-
average power (PAPR) signals. The eciency of traditional linear power am-
pliers (PAs), unfortunately, decrease very quickly versus output power back-
o causing low average eciency with high PAPR signals [1]. This results
in high operational costs in radio base stations and short battery life times
in mobile terminals. Furthermore, the transmitter sizes becomes larger since
more cooling and a larger power supply units are needed [2].
For LTE and beyond, fragmented spectrum allocations over wide frequency
ranges are planned to further increase the capacity. Frequency agility of the
RF transmitters is therefore very crucial for realization of the future wireless
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Figure 1.1: A simplied block diagram of conventional up-conversion trans-
mitter architecture.
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infrastructures. In conventional up-conversion transmitters, see Fig. 1.1, the
analog components in the chain, i.e. mixers, lters and matching networks,
limit the bandwidth. It is thus desired to bring the digital CMOS circuitry
closer to the antenna to skip band limiting analog components for an improved
frequency agility.
The vast growth of the wireless industry increased the manufacturing vol-
umes considerably. High level of integration is therefore becoming very crucial
to reduce the transmitter cost. This further stresses the digitalization and
need for transmitter architectures that prot from CMOS scaling road maps.
1.2 Pulsed Transmitters
Pulsed transmitter architectures have attracted large interest in the recent
years due to their high potential for realization of energy ecient, highly dig-
italized frequency agile transmitters [3]. In pulsed transmitters, a highly ef-
cient switch mode power amplier (SMPA) is used in conjunction with a
pulse modulator to achieve high eciency linear amplication, see Fig. 1.2.
There are a number of coding techniques for modulation of the amplitude in
pulsed transmitters. The best known techniques are  modulation, carrier
pulse width modulation (PWM) and RF pulse width modulation (RF-PWM).
A general overview of pulse modulation techniques can be found in [4]. Ad-
vanced sub-micron silicon technologies enable pulse modulators to be realized
at microwave frequencies. In [5], a 2 GHz RF pulse width modulator is imple-
mented in 65 nm CMOS. A 2 GHz  modulator is implemented in a SiGe
bipolar technology in [6]. The modulated pulse train is typically pre-amplied
with a chain of inverters before the nal SMPA stage [7], [8]. Pulsed trans-
mitter topologies may therefore provide wide bandwidth until the nal SMPA
stage and also high level of integration. The load matching network of the
SMPA therefore remains as the only bandlimiting block in pulsed transmit-
ters. Also, the overall eciency is mainly determined by the eciency of the
SMPA .
Clearly, the design of SMPAs that are compatible with pulsed architectures
is essential and determine the overall transmitter performance, both in terms
of bandwidth and eciency.
For RF SMPAs, low energy losses at the switching instances is crucial
for high eciency operation. Class-E PAs are well known for their low loss
switching behavior and are therefore identied as the most suitable SMPA
topology for RF frequencies [9].
1.3 Thesis Outline
In this thesis, we focus on the theory and design of energy ecient wide band-
width class-E PAs for pulsed transmitter architectures.
The thesis is organized as follows. In Chapter 2, theory and design of class-
E PAs are reviewed. Important class-E variants and their design equations are
presented. In Chapter 3, a continuum of novel closed-form class-E solutions
is derived. A wide band class-E design procedure is then developed that is
based on the novel derivation. Chapter 4, focuses on a novel class-E topology
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Figure 1.2: A generic block diagram of pulsed transmitters.
that is particularly suitable for ecient amplication of RF-PWM signals. A
2 GHz 10 Watt output power RF-PWM transmitter is constructed and char-
acterized with realistic communication signals to demonstrate the feasibility
of the proposed technique. Finally, conclusions are given in Chapter V.
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Chapter 2
Class-E Power Ampliers
Class-E is a single ended PA consisting of an active switching device and a
load network to shape the switch waveforms, see Fig. 2.1. The load network is
designed to satisfy the following switching conditions to ensure low switching
losses [10]:
vC

2
!0

= 0 (2.1)
dvC(t)
dt

t= 2!0
= 0 (2.2)
where vC(t) is the voltage across the capacitor C shown in Fig. 2.1. The condi-
tion given in (2.1) is named zero voltage switching (ZVS) which is necessary to
prevent losses due to discharge of capacitor C at o-to-on switching instances.
Power losses in switching circuits due to non-ZVS follow as:
PC = fo
1
2
CV 2C (2.3)
where VC is the voltage across the capacitor C at the turn on moments of
the switch. The condition given in (2.2) is named zero voltage derivative
switching (ZVDS). Note that, from Kirchho's current law, current through
C R
VDD
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+
-
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Vin
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Figure 2.1: Schematic of class-E PAs.
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C is transferred to the switch at the transition instances. ZVDS is therefore
meant to prevent a high current ow through an unsaturated transistor during
o-to-on transitions [9].
The series resonant lter in the load network, which is tuned at !o , is
meant to suppress the harmonic currents. The reactive element X is therefore
only eective for the fundamental tone because ideally there is no harmonic
current through the load resistance R.
Design of class-E PAs requires fL;C;X;Rg values to be calculated to sat-
isfy the ZVS and ZVDS switching conditions. In the original work of Sokal,
it is assumed that L in Fig. 2.1 has an innite inductance and therefore the
current through L has only a DC component [10]. This assumption greatly
simplies the circuit analysis. However, later it is shown that, class-E PAs
with nite feed inductance gives much better design exibility and also better
performance. In the following sections, rst, design of conventional class-E
PAs, so called class-E with RF-choke feed inductance, is treated. Next, design
of class-E PAs with nite feed inductance is treated, following the historical
development of class-E theory.
2.1 Class-E Power Ampliers with RF-choke
Feed Inductance
Analysis of class-E PAs with RF-choke feed inductance can be found in [11].
Here, only the results will be used to outline the design steps. Assumptions
made for the circuit analysis are however important to mention, which follow
as:
• The transistor is replaced with an ideal switch for the analysis, see
Fig. 2.2. The switch has a zero on-resistance and innite o-state re-
sistance.
• Reactive elements are lossless and the only loss occur in the load resis-
tance R.
• The current owing through the load resistance is a pure sinusoid at the
switching frequency. This assumption is valid only if the loaded quality
factor (QL) of the series LC lter is innite. Loaded quality factor is
dened as QL = !oLo=R where !o = 1=
p
LoCo.
The switch duty cycle is dened as the on-duration of the switch normalized
with the RF period. Class-E PAs can in principle be realized at any switch
duty cycle, but a duty cycle of 50% is conventionally used for easier drive
signal generation, e.g. by using a sinusoidal input signal. According to the
circuit analysis, required C and X values at 50% switch duty cycle follow as:
C =
0:1836
!oR
(2.4)
X = 1:14R (2.5)
Corresponding normalized switch waveforms are shown in Fig. 2.1.
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Figure 2.2: Idealized schematic of class-E PAs.
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Figure 2.3: Normalized conventional class-E voltage, vC=VDD, and current,
iSR=VDD, waveforms.
The values of VDD and R should be known for a complete design. The
supply voltage VDD should be determined considering that the maximum value
of the switch voltage (vCmax) should not exceed the breakdown voltage (VBR)
of the device, where
vCmax = 3:56VDD (2.6)
The load resistance R is dependent on output power level and VDD:
R = 0:58
V 2DD
Pout
(2.7)
It is also important to know the maximum value of the switch current (iSmax)
to determine the required device size. The expression for iSmax is given by
iSmax = 1:66
VDD
R
(2.8)
It is worth to mention that the load resistance R also can be determined
to maximize the output power for a given device size using (2.8).
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Finally, values of Lo and Co can be calculated using the selected QL value.
As mentioned previously, the circuit analysis assumes that no harmonic current
ows through the load resistance. Higher values of QL will therefore better
approximate the ideal waveforms. In practice, QL values in the order of 10 20
already yield almost ideal waveforms [12].
The power utilization factor (U) quanties the maximum output power for
given device current and breakdown voltage, and is for an ideal RF choke feed
class E PA given by:
U =
Pout
vCmaxiSmax
= 0:0981 (2.9)
Class-E mode can not be realized if the required C is smaller than the device
output capacitor (Cout). This fact sets a maximum limit for the operating
frequency (fmax):
fmax = 0:063
Imax
CoutVBR
(2.10)
where Imax is the maximum current capability of the device. Observe that,
fmax is independent of the device size. It is therefore universal for a given
device technology.
2.2 Class-E Power Ampliers with Finite Feed
Inductance
Since Sokal introduced the class-E concept [10], dierent variants has been pro-
posed to improve the performance in terms of maximum operating frequency
and power utilization factor. Best known variants are even harmonic resonant
and parallel circuit class-E PAs. In even harmonic resonant class-E, it is as-
sumed that the feed inductor resonate out capacitor C at an even harmonic
of the carrier frequency, i.e. 2n!o = 1=
p
LC, where n is a positive integer
number [13]. Values of fC;X;Rg are then calculated to satisfy the switching
conditions. In parallel circuit class-E, component X is assumed to be a short
circuit [14] and required values of (C;L;R) are calculated.
Design equations and performance of class-E variants, including the con-
ventional solution, are summarized in Table 2.2. Term q in the table is equal
to normalized resonant frequency of the circuit formed by parallel connection
of feed inductance L and C, see Fig. 2.1:
q =
1
!o
p
LC
(2.11)
As seen from the table, even harmonic resonant class-E has the highest fmax
though the lowest U . Parallel circuit class-E has the highest U and provides
1.75 times higher fmax than class-E with RF-choke does.
2.2.1 Generalized Class-E Design Equations
In [15], it is analytically proven that, class-E switching conditions can actually
be satised for an arbitrary value of q. The derived design equations and the
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RF-Choke [11] parallel circuit [14] even harmonic [13]
resonant (n = 1)
q 0 1.412 2
!oRC 0.1836 0.685 0.071
X=R 1.14 0 -4.903
vSmax=VDD 3.56 3.65 3.78
iSmaxR=VDD 1.66 3.61 0.22
RPout=V
2
DD 0.58 1.365 0.056
fmax 0.063 0.11 0.191
U 0.0981 0.1036 0.066
Table 2.1: Summary of design formulas and performance gure of merits for
dierent class-E variants. fmax = fmax=(
Imax
CoutVBR
)
waveform expressions have the following forms:
C =
1
!oR
KC(d; q) (2.12)
X = RKX(d; q) (2.13)
R =
V 2DD
Pout
KP (d; q) (2.14)
vC(t) = VDDv(d; q; t) (2.15)
iS(t) =
VDD
R
i(d; q; t) (2.16)
where functions fKC ;KX ;KP ; v; ig can be found in [15], and also in [Paper
B, Section III]1. Variable d represents the switch duty cycle, e.g. d = 1 corre-
sponds to 100% duty cycle. Example normalized switch waveforms for dierent
q values are shown in Fig. 2.4.
Free selection of q gives extra exibility for the design, where its optimal
value is dependent on the design considerations. For instance, q can be selected
to maximize the power utilization factor yielding minimum possible device size
for a given output power level. Power utilization factor is plotted versus q in
Fig. 2.5 and is maximum at approximately q = 1:5. Once q is known, VDD can
be determined from (2.15) considering that the maximum value of vC should
not exceed switch breakdown voltage. Values of C;X;R and L are found
through (2.12)-(2.14) and from (2.11), respectively.
It can also be desirable to fully absorb C by the device output capacitance
Cout for a lower complexity of the load network. This implies C = Cout and
allows q; VDD and R to be solved from (2.12),(2.14) and (2.15). Remaining
circuit element values X and L are then easily calculated using found values
of q and R.
It is useful to know values of fmax versus q for a specic technology. The
1Equations derived in [Paper B] have an extra independent variable k to parameterize the
voltage slope at o-to-on instances. It must therefore be set to zero to achieve (2.12)-(2.16)
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Figure 2.4: Normalized voltage and current waveforms, vC=VDD and iSR=VDD
respectively, for dierent q values.
expression of fmax is easily derived using (2.12)-(2.16):
fmax =
KCvCmax
2RiSmax
Imax
VBRCout
(2.17)
Note that, the rst term in the expression purely depends on q and the latter
on the device technology. Normalized fmax is plotted versus q also in Fig. 2.5.
As seen from the gure, although both fmax and U increases until at approx-
imately q = 1:5, there is a compromise between them for higher q values.
In this chapter, theory and design of class-E PAs has been reviewed. As
explained, development of the class-E theory essentially follows nding dier-
ent combinations of component values fL;C;X;Rg that satisfy the switching
conditions. In the next chapter, a new dimension is brought to the class-E
theory and the design space is further extended. The extended design space
provides important possibilities especially for wide band designs.
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Figure 2.5: Power utilization factor and fmax normalized with device technol-
ogy factor (Imax=VBRCout) versus q at 50% duty cycle.
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Chapter 3
Continuous Class-E Power
Amplier Modes
Class-E PA design at a xed operating frequency is a straight forward task as
shown in the previous chapter. It is however challenging to maintain the class-
E operation over a wide range of frequencies with passive only load networks
[9], [16]. The limiting factors for the bandwidth can easily be understood by
studying the design equations of class-E PAs, e.g. the ones for the conventional
mode, which from the previous section follow as:
C =
0:1836
!oR
X = 1:14R
The rst requirement is valid only for a xed frequency if C is a xed capac-
itor. Term X represent the residual reactance of the tuned lter in the load
network of class-E PAs, see Fig. 2.1. The tuned lter, however, depending on
the Q factor, may present a highly sensitive impedance versus the frequency.
The second requirement is therefore also dicult to satisfy over a wide range
of frequencies. Also note that, the requirements above are calculated assum-
ing that the current through the load branch is a pure sinusoid at the carrier
frequency. This requires that the harmonic impedances seen by the switch-
capacitor combination are open circuits. At microwave frequencies, generally
shunt quarter wavelength (=4 at n!o) stubs are used to lter out the har-
monics. The impedance trajectory of these kinds of lters are however, very
sensitive to frequency, making it almost impossible to provide xed harmonic
impedances for wide bandwidth. It is important to mention that, especially
the second harmonic load impedance has high impact on eciency of class-E
PAs [17].
In [Paper A], it is analytically proven that, for a certain reactive second
harmonic load impedance, it is possible to nd a X=R value and a !oRC value,
that ensure ZVS and ZVDS. This knowledge provides important possibilities
for wide band class-E PA synthesis. In addition, arbitrary selection of the
second harmonic load impedance enables robust shaping of the switch wave-
forms for further performance optimization. In the next section, corresponding
design equations are presented.
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Figure 3.1: Generic single ended switch mode power amplier schematic. Term
Zn denotes the impedance provided by the load network at n!o, where n is
the harmonic index.
3.1 Design Equations and Switch Waveforms
The analysis in [Paper A] is done referring the generic SMPA schematic shown
in Fig. 3.1. The following assumptions are made for the circuit analysis:
1. The switch is on during 0t < =!o and o during =!ot < 2=!o.
2. The switch is lossless, i.e. it has a zero on state resistance and innite
o state resistance.
3. The load matching network shown in Fig. 3.1 consists of only reactive
lossless passive components.
4. The load matching network provides a fundamental impedance of Z1 =
(1+ jx1)R and second harmonic impedance of Z2 = jx2R. Higher order
harmonic impedances are open circuits, Zn =1, n > 2.
Note that, assumptions 1-3 are made also for the analysis of conventional class-
E PAs, see Chapter 2. The novelty of the derivation is thus revealed by the
last assumption.
The circuit design parameters, i.e. expression of fx1; x2; Cg, are derived
as functions of only one independent variable, 1, which denotes phase of
the fundamental tone load current. The design equations therefore reveal
continuous class-E solutions, which are expressed as functions of 1, noting
that 1 = 57:5
o corresponds to conventional class-E solution. The circuit
design parameters follow as:
x1 =
1
12
sec(1)
2[32 + 16 cos(1)
2 cot(1) + 2 sin(21)  32] (3.1)
x2 =


3 + 4 sin(2 tan 1(2 cot(1))) + 2(cos(2 tan 1(2 cot(1)))  2) tan(1)

24 cos(1)( cos(1)  2 sin(1))
(3.2)
C =
2
!oR
cos(1)
2 (3.3)
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The switch current and voltage expressions are also derived as functions of
1:
iS(t) =
VDD
R
4
2
sin(1)

cos(1)( cos(2!ot  tan 1(2 cot(1)))
p
1 + 4 cot(1)2
  4 sin(2!ot))   cos(!ot+ 1) + 4 sin(1) sin(!ot)2

(3.4)
vC(t) =
VDD

tan(1)

4!ot tan(1)  6 tan(1) + (4 cot(1)  8) sin(!ot)2
  2 sec(1) sin(!ot+ 1) + (   2 tan(1)) sin(2!ot)

(3.5)
Examples of normalized switch waveforms are shown in Fig. 3.2 for dierent
values of 1. As seen from the gure, by changing 1 the switch waveforms can
be shaped dierently for performance optimization. For instance, losses during
on to o transitions might be severe due to jump in the current waveform
for the conventional class-E waveforms, see the waveforms for 1 = 57:5
o,
especially if a slow switching device is used [18]. In [19], class-EM concept
was introduced to address this issue. The switch waveforms were in that
case shaped for zero current switching (ZCS) at the turn o moments of the
switch via active second harmonic current injection. Active current injection
however cost extra DC power and increases circuit complexity dramatically.
By proper selection of 1, the current waveform can actually be optimized for
a relatively lower switch current at the turn o moment, see the waveforms for
1 = 77
o, better tolerating the switching speed. In addition to switching losses,
ohmic losses due to nite on resistance of the device also has to be considered
to maximize the peak eciency. As the design equations are compact, they
can easily be implemented in circuit simulators to nd the best compromise
between the switching and ohmic losses in a specic application.
It is important to mention that the solution given with  = 90o, satises
ZCS at the turn o moment of the switch, see Fig. 3.2. However, the peak value
of the resulting voltage waveform tends to innity for that solution yielding
zero output power. In fact, this property for SMPAs was proven theoretically
in [20], where it is stated that ZVS, ZVDS and ZCS can not be simultaneously
satised at a nite output power level with a passive load network.
The RF output power is given by:
Pout =
V 2DD
R
8 sin (1)
2
2
(3.6)
Note that, value of VDD need to be determined according to the maximum
value of the voltage waveform. By inspection of Fig. 3.2, the peak voltage is
well approximated by 3:6VDD for relevant  2 [45o; 77o].
The power utilization factor is plotted versus 1 in Fig. 3.3. Solutions
achieved with in the 1 2 [45o; 77o] give U values comparable to the that of
conventional class-E: U = 0:0981. This proves that the output power achieved
with conventional class-E mode can be maintained over a range of solutions
for the same device size.
Finally, maximum operating frequency versus 1 follow as:
fmax =
cos1
2vCmax
2RiSmax
Imax
VBRCout
(3.7)
Normalized fmax is plotted versus 1 also in Fig. 3.3.
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Figure 3.2: Normalized switch current, iSR=VDD, and voltage, vC=VDD, wave-
forms for dierent 1 values. Time is normalized with the period (T ).
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x2, respectively, versus normalized frequency, f = !oRC.
3.2 Wide Band Class-E Design Methodology
Using the design formulas and the waveform expressions presented in the pre-
vious sections, a wide band class-E design methodology can be outlined as
follows: First, 1 and R are solved over the frequency range using (3.3) and
(3.6) by assuming a constant C, e.g. C = Cout, and a constant Pout. If desired
R may be kept constant at the cost of output power variation versus frequency
according to (3.6). Thereafter, required normalized fundamental and second
harmonic reactive impedances are calculated versus frequency by substituting
1 in (3.1) and (3.2), respectively.
Terms x1 and x2 are plotted versus normalized frequency, f = !oRC in
Fig. 3.4. These graphs depict the variation of the reactive load impedances
versus frequency for xed R and C values. The graphs are generated for the
1 range of [45
o; 77o] because the solutions in that range can provide output
power levels comparable to conventional class-E mode operation, see Fig. 3.3.
Note that the resulting Z1 and Z2 values will be trajectories versus fre-
quency rather than xed values, see Fig. 3.5. Class E conditions may thus
be preserved over a greatly improved bandwidth by mapping the inevitable
frequency dependence of the load network impedance to these trajectories.
The high exibility oered by the extended class E design space is thus ex-
pected to nd many applications where high eciency and wide bandwidth
are requested.
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Chapter 4
High Eciency RF Pulse
Width Modulation of
Class-E PAs
RF pulse width modulation (RF-PWM) is a promising technique for amplitude
modulation of SMPAs. In this chapter, a novel class-E based SMPA topology
is developed particularly suitable for energy ecient amplication of RF-PWM
signals. First, operation principle of RF-PWM transmitters is introduced.
4.1 RF Pulse Width Modulation Transmitters
The RF-PWM concept was rst proposed by Besslich in [21] for linear ampli-
cation with highly ecient SMPAs. In RF-PWM, the pulse width of an RF
square wave is varied according to the signal envelope. Phase information is
conveyed by timing of the pulses. The resulting pulse train is amplied with an
SMPA. Post-PA ltering is necessary to recover the signal around the carrier
frequency. A block diagram of RF-PWM architectures is shown in Fig. 4.1.
The main challenge associated with the RF-PWM architecture is that con-
ventional SMPAs work with high eciency only for a xed duty cycle. Vari-
able duty cycles at the input create severe switching losses decreasing the ef-
ciency [22], [5], [23]. Therefore, in spite of its high potential, no competitive
eciency results have been published with RF-PWM architectures so far.
In Fig. 4.2, simulated switch waveforms of a class-E PA with a non-optimal
duty cycle at the input is shown to illustrate the loss mechanisms. The PA
is designed to operate at 50% duty cycle, whereas 25% duty cycle is used at
the input. As seen from the gure, there is a high voltage and current overlap
at the switching instances due to non-ZVS. Clearly, research on novel SMPAs
topologies is necessary to successfully enable the high potential of RF-PWM
architectures.
In [Paper B], a class-E based novel PA topology is developed that is par-
ticularly suitable for energy ecient amplication of RF-PWM signals. It is
analytically derived that a class-E PA with varying imaginary load impedance
can provide ZVS operation over a wide range of duty cycles. RF-PWM of
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Figure 4.1: A block diagram of RF pulse width modulation based transmitter
architectures.
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Figure 4.2: Simulated switch waveforms of class-E PA with a non-optimal duty
cycle at the input.
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Figure 4.3: Class-E power amplier with tunable X for high eciency RF
pulse width modulation.
such a PA will therefore not suer from any severe switching losses and conse-
quently provide high average eciency with realistic, modulated signals. The
operation principle of the proposed PA topology is explained in detail in the
next section.
4.2 Ecient RF Pulse Width Modulated SMPA
The components of a class-E PA are optimized for a xed duty cycle, see
Chapter 2. If the duty cycle is varied from its nominal value, the switching
conditions are violated and the losses increase dramatically. A possible way
to preserve the switching conditions is therefore to have electronically tunable
components in the load network. Singhal et al: [24] analytically proved that
ZVS and ZVDS switching conditions can be preserved if the fC;Rg compo-
nents of a parallel circuit Class-E PA are modulated along with the duty cycle.
For Class-E PAs with nite feed inductance, both switching conditions can ac-
tually be preserved if two of the reactive components of the Class-E, fC;Xg
or fL;Xg, are re-optimized as the duty cycle is varied. This property can
easily be seen by studying the design equations (2.12)-(2.14). However, it is
highly desirable to have only one tunable component in the load network from
a complexity point of view. Tunable inductors are not practical which excludes
L, while the tuning range of C will be limited by the output capacitor of the
device. Element X is therefore selected as the tunable element, see Fig. 4.3.
Tuning only one element allows only one of the switching conditions to
be preserved. The literature shows that, ZVS is more important for high
eciency than ZVDS [11], [25]. It is therefore preferred to preserve ZVS,
which corresponds to sub-optimal (or variable voltage slope) class-E mode.
Corresponding design equations for this mode are required to calculate the X
value versus the duty cycle.
Raab derived design equations for suboptimal class-E PAs with RF-choke
at the supply at arbitrary duty cycle in [11]. However, as discussed in Chapter
2, class-E PAs with nite feed inductance gives much higher design exibility.
In [Paper B], design equations for suboptimal class-E PAs with nite feed
inductance are therefore derived for arbitrary duty cycle.
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The derivation is based on the following o-to-on switching conditions:
vC

2
!0

= 0; (4.1)
dvC(t)
dt

t= 2!0
= k!oVDD (4.2)
where k is a real number used to parameterize the voltage slope at o-to-on
switching moments. The resulting design equations have the following forms:
C =
1
!oR
KC(d; q; k) (4.3)
X = RKX(d; q; k) (4.4)
R =
V 2DD
Pout
KP (d; q; k) (4.5)
where the functions fKC ;KX ;KLg are found in [Paper B]. Please also note
that this formulation is similar to the expressions in (2.12)-(2.14), but with k
as an added degree of freedom.
In (4.3), C should be xed. Therefore k has a relation to the duty cycle
d, i.e. k = k(d). The optimal X trajectory versus d then follows as X =
RKX(d; q; k(d)). Examples of class-E switch waveforms for variable duty cycle
and X values are shown in Fig. 4.4. As seen from the gure, there is no voltage
and current overlap at the switching instances yielding near 100% eciency,
but the transistor technology must be able to carry negative current.
A systematic design procedure is also developed in [Paper B]. The pro-
cedure allows practical realization of the proposed topology from circuit and
component specications.
4.3 Prototype RF-PWM Transmitter
Following the design procedure and using in-house (Chalmers University) SiC
varactor diodes [26] to implement the tunable imaginary load impedance, a
2 GHz 10 W peak output power GaN HEMT (Cree CGH60015DE) circuit
demonstrator is realized. A block diagram of the demonstrator is shown in
Fig. 4.5.
RF-PWM input signals for characterization of the prototype PA is gener-
ated with a single stage inverter implemented in a 65 nm CMOS process [7]. A
schematic of the inverter is shown in Fig. 4.6. Ideally, the gate bias voltages of
both NMOS and PMOS transistors in an inverter should be varied to control
the duty cycle. However, experiments have shown that keeping the NMOS
voltage xed does not degrade the performance signicantly in terms of e-
ciency and output power dynamic range [Paper B]. The duty cycle is therefore
controlled by only varying the gate bias voltage of the PMOS transistor, VgP .
The output of the modulator is directly connected to the gate of the GaN
HEMT device using very short bond wires, see Fig. 4.7. This ensures that
square shaped signals across the gate of the GaN HEMT can be maintained
over a wide range of frequencies. The RF input port of the CMOS chip is
connected to an external RF synthesizer with no input matching network in
between.
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Figure 4.4: Simulated switch waveforms: (a) The duty cycle is 50% and X =
34 
 (b) The duty cycle is 30% and X = 101 
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Figure 4.5: Block diagram of the RF pulse width modulated tunable load
network (TLN) class-E transmitter.
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Figure 4.6: Schematic of the RF pulse width modulator used to generate the
input signal to the transmitter in Fig. 4.5
Figure 4.7: CMOS RF pulse width modulator and GaN HEMT line up. Drain
terminal of the GaN HEMT is connected to a tunable load network (TLN).
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respectively, versus the output power, Pout, at 2 GHz carrier frequency.
4.3.1 Static Characterization
For operation of the transmitter, the optimal combination of Vc and VgP that
maximizes the eciency at every output power has to be identied. This is
performed by varying Vc with a step and optimizing the VgP at each step for
the best transmitter eciency based on continuous wave static measurements
with a power meter. The resulting eciency optimized control functions are
shown in Fig. 4.8 and the corresponding eciency performance is shown in
Fig. 4.10. The eciency denitions are given by
 =
Pout
PDC1
(4.6)
tot =
Pout
PDC1 + PDC2 + PA
(4.7)
where PDC1 and PDC2 are the DC powers drawn by the Class-E stage and
the modulator stages, respectively. PA is the available RF power from the RF
synthesizer applied to the modulator input.
The output power dynamic range achieved with RF-PWM operation is
around 6.5 dB as seen from Fig. 4.8. This dynamic range is clearly not enough
for linear amplication of modern communication signals, e.g. W-CDMA or
LTE. This limitation can, however, be circumvented by operating the trans-
mitter in linear mode in further back-o where the output power is directly
controlled by the RF input power rather than the duty cycle and varactor
voltage. The resulting input-output power relation is shown in Fig. 4.9.
The eciency results are shown in Fig. 4.10. Observe that, the eciency of
the class-E stage remains fairly constant versus output power for the RF-PWM
region as expected from the theory.
4.3.2 Dynamic Characterization and Linearization
Characterization of the transmitter with modulated realistic signals require
that the baseband signals are generated dynamically. A two channel arbitrary
waveform generator (Tabor Electronics WW2572A) (AWG) is used to generate
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output power, Pout. The carrier frequency is 2 GHz.
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overall transmitter eciency, tot, versus the output power, Pout, at 2 GHz
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the baseband signals. A high speed op-amp (MS Kennedy 600r) based feedback
amplier is used to amplify the varactor control signal to the required level,
see Fig. 4.8. The duty cycle control signal VgP can directly be generated with
the AWG. RF input signal is generated using an evaluation board from Texas
Instruments (TSW3100), consisting of two digital to analog converters (DAC)
for I and Q branches and an IQ modulator. An Agilent 54845A oscilloscope is
used as the measurement receiver [Paper C].
As switch mode operation requires CMOS and GaN HEMT devices to be
deeply saturated, severe gain expansion is unavoidable in the transition to
the linear operation region. This creates a strong discontinuity in the input-
output RF power relation as seen from Fig. 4.9. The RF input signal therefore
overshoots at the mode transitions creating signicant distortion in the out-
put signal. Furthermore, the linearity becomes highly sensitive to the delay
mismatch between the RF-baseband signal paths due to abrupt variation of
the input-output RF power relation. The varactor signal can, however, be re-
optimized to obtain a smoother transition between linear and switch modes.
This is done in two steps. First, input-output RF power relation is interpolated
over the gain expansion region using cubic piece-wise polynomials [27] in a way
that the transition is smooth. Varactor signal Vc is then optimized at each
input power level to best approximate the interpolated output power levels.
The resulting measured input-output power relation with optimized varactor
signal for a smooth transition is shown in Fig. 4.11. Optimizing the varactor
signal for the linearity over the transition region costs a slight reduction in the
eciency but greatly improves the linearity [Paper C].
A digital pre-distortion (DPD) linearization scheme is incorporated to en-
hance the linearity of the transmitter, see Fig. 4.12. The transmitter is consid-
ered as a single input single output system. Eciency optimized input signals
are derived from the predistorted input signal (x^) using a digital splitter con-
structed from the static CW measurement data, i.e. fVc(x^); VgP (x^); RFin(x^)g,
as depicted in Fig. 4.12. The DPD model parameters are identied by com-
paring the measured output sample (y) and the input sample (x). A vector
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Figure 4.12: Digital pre-distortion linearization scheme.
Table 4.1: Summary of the linearization results
NMSE ACPR Pout avg avg tot avg
(dB) (dBc) (Watt)
Before DPD -13 -23 2.23 67.5% 55.5%
After DPD -35 -45 2.18 67% 55%
switched generalized memory polynomial (VS-GMP) model is used as the be-
havioral model for DPD operation [28]. The VS-GMP quantize the signal
according to the signal amplitude into a number of regions and model each
region separately. That model is therefore very suitable for behavioral model-
ing of this type of transmitter which has two distinct operating regions: linear
and RF-PWM, see Fig. 4.9.
A 3.84 MHz 6.7 dB PAPR W-CDMA signal is used for dynamic charac-
terization. Normalized mean square error (NMSE) is used as the metric to
measure the distortion on the output signal, dened as:
NMSE =
P
n jx[n]  y[n]j2P
n jx[n]j2
(4.8)
As shown in Table 4.1, NMSE is improved 22 dB with DPD without sacricing
the eciency. Output spectra before and after linearization are shown in
Fig. 4.13. The nonlinear transfer function of the transmitter causes severe
spectral re-growth. The adjacent channel power ratio (ACPR) can however
be suppressed down to -45 dBc by using the presented DPD.
These promising results clearly prove feasibility of the proposed transmitter
architecture for ecient linear amplication of realistic communication signals.
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Chapter 5
Conclusions and Future
Work
5.1 Conclusions
Energy ecient wide bandwidth SMPAs are the key components for realization
of high performance pulse modulated transmitters. In this thesis, class-E PAs
are extensively studied to understand their bandwidth and eciency potential
for such applications.
In the rst part of the thesis focus is given on bandwidth improvement of
class-E PAs. A continuum of novel closed-form solutions is derived for class-E
PAs. It is analytically proven that, for an arbitrarily selected reactive second
harmonic load impedance, it is possible to nd a fundamental tone impedance
and a frequency normalized time constant that ensures ZVS and ZVDS. This
knowledge gives important possibilities for wide band class-E synthesis. A
wide band design procedure is thus outlined based on the closed form design
equations derived. The high exibility oered by the extended class-E design
space is expected to nd many applications where high eciency and wide
bandwidth are requested.
The possibilities of using class E PAs for realization of highly ecient pulsed
transmitters was investigated in Chapter 4 where a new SMPA topology par-
ticularly suitable for RF-PWM applications was presented. The proposed
class-E PA with reactive load tuning can provide ZVS operation for variable
duty cycles. Thus, in contrast to the existing SMPAs, it does not suer from
switching losses as the duty cycle is varied from the nominal value. Conse-
quently, RF-PWM of the proposed PA can provide an average eciency that
is very close to the peak eciency for realistic, modulated signals. A prototype
2 GHz RF-PWM transmitter is manufactured for experimental verication of
the theory. A very good agreement is achieved between the theory and the
measurement results. The measured drain eciency of the Class-E stage is
higher than 70% and the overall transmitter eciency is higher than 55% over
a 6.5 dB of output power dynamic range proving the feasibility of the proposed
PA topology for application in future wireless transmitters.
The appealing eciency results presented and the potential shown for wide
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bandwidth operation is motivating for further explorations. The results ob-
tained have demonstrated the potential of class-E PAs for realization of energy
ecient wide bandwidth pulsed transmitters.
5.2 Future Work
The research presented in this thesis has established a foundation for how to
enable wide bandwidth ecient pulsed transmitters based on class-E PAs. In
our future work we plan to continue these investigations.
The wide bandwidth class-E design approach that was outlined in Chapter
3 and in [Paper A] has, so far, only been demonstrated theoretically. In order
to better understand its limitations and potential in real applications, it is
planned to design a wide bandwidth CMOS-GaN HEMT class-E PA following
the design procedure presented. Furthermore, the derivation in Chapter 3 can
be generalized for arbitrary duty cycles. This may give possibilities for design
of wide bandwidth tunable load network class-E PAs for ecient amplication
of RF-PWM signals.
Smaller cell sizes are planned for LTE. This implies power levels will go
down that may enable realization of PAs in sub-micron CMOS or BiCMOS
(Bipolar-CMOS) technologies. Since these technologies allows complex highly
integrated designs to be made, multi bit class-E topologies, that can be am-
plitude modulated with a digital control word, are interesting to investigate.
It is also planned to investigate the feasibility of CMOS-GaN MMIC multi bit
switch line-up for moderate and high power applications.
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